


**NOTE**

Remove this staple to separate the schematic diagrams from the Troubleshooting Guide.



## Schematic Package Supplement to



## Operators Manual

Includes  
Troubleshooting Guide

7M



 A Warner Communications Company

SP-241 Sheet 1A  
1st printing





# Table of Contents

Table of Contents .....	Sheet 1A
Crystal Castles Main Wiring Diagram (040694-01 A) .....	Sheet 1B
Crystal Castles Regulator/Audio II PCB Schematic Diagram (035435-01 F), Color Raster Power Supply Wiring Diagram (037669-01 F) .....	Sheet 2A
Crystal Castles Coin Door Wiring Diagram (A037542-01 E), Utility Panel Wiring Diagram (A038004-01 F), Fluorescent Light Wiring Diagram (035833-01 A) .....	Sheet 2B
Crystal Castles Memory Map .....	Sheet 3A
<b>Game PCB Schematics, Sheets 3B–9A</b>	
Crystal Castles Power Input, Clock, Horizontal Sync Chain, Vertical Sync Chain .....	Sheet 3B
Crystal Castles Power-On Reset, Watchdog, Microprocessor .....	Sheet 4A
Crystal Castles Address Decoders, Program Memory .....	Sheet 4B
Crystal Castles Bit-Mode Decoder, Bit-Mode Read/Write, Auto Increment ....	Sheet 5A
Crystal Castles Dynamic RAM Control, Dynamic RAM Write Protection, Horizontal Scrolling .....	Sheet 5B
Crystal Castles Address Selectors, Dynamic RAM .....	Sheet 6A
Crystal Castles Working RAM and Motion-Object RAM, Non-Volatile RAM, Position Control .....	Sheet 6B
Crystal Castles Motion-Object Vertical Control, Motion-Object Picture ROM .	Sheet 7A
Crystal Castles Motion-Object Horizontal Control, Motion-Object Buffer ....	Sheet 7B
Crystal Castles Color Memory, Color Output .....	Sheet 8A
Crystal Castles Trak-Ball™ Input, Player Switches Input, Audio Output, Coin Counter, and LED Output .....	Sheet 8B
Crystal Castles EMI Shield .....	Sheet 9A
<b>Display Schematics, Sheets 9B–11A</b>	
Atari Color Raster Display Wiring Diagram (200002-01 A) .....	Sheet 9B
Atari Color Raster Display Deflection PCB (201022-01 A) .....	Sheet 10A
Atari Color Raster Display Neck PCB (201020-01 A) .....	Sheet 10B
Matsushita Color Raster Display PCB (139003-1004) .....	Sheet 11A

## NOTE


A Crystal Castles Troubleshooting Guide is included as part of this Schematic Package Supplement. The Troubleshooting Guide contains Atari CAT Box troubleshooting procedures.

















GRAY  
WIRES  
200V



۱۰۰

120V  
AC  
OUT


\_\_\_\_\_

120V  
AC  
OUT

PLUG



## Coin Door Wiring Diagram



### NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles Game Interfaces




A Warner Communications Company

© ATARI INC. 1983


SP-241 Sheet 2B  
1st printing



## Utility Panel Wiring Diagram



## Fluorescent Light Wiring Diagram





00	<b>FUNCTION</b>
X D  D D D D	X COORDINATE Y COORDINATE BIT MODE WORKING RAM (DRAM) SCREEN RAM WORKING RAM (STATIC) MOTION OBJECT BUF 2
D D D D	MOTION OBJECT BUF1 MOTION OBJECT PICTURE MOTION OBJECT VERTICAL MOTION OBJECT PRIORITY MOTION OBJECT HORIZONTAL
D  D	NOVRAM TRAK-BALL INO COIN R COIN L COIN AUX SLAM SELF TEST SPARE JMP 1 JMP 2
D D D D	CI/O 0 CI/O 1 OPTION SW SPARE SPARE COCKTAIL RECALL
D D  D D D D D D D D D D D	HOR SCROLL CNTR LOAD VERT SCROLL CNTR LOAD INTERRUPT ACKNOWLEDGE WDOG OUT 0 TRAK-BALL LIGHT  STORE LOW STORE HIGH SPARE COIN CNTR R COIN CNTR L BANK0-BANK 1 OUT 1 AX AY XINC YINC PLAYER 2 SIRE BOTH RAM BUF1/BUF2 COLORAM PROGRAM ROM

**NOTICE TO ALL PERSONS RECEIVING  
THIS DRAWING**

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

**Crystal Castles Memory Map**



A Warner Communications Company

© ATARI INC. 1983

**SP-241 Sheet 3A  
1st printing**



# Crystal Castles Memory Map

HEXA- DECIMAL ADDRESS	ADDRESS BUS SIGNAL LINES																READ/ WRITE	DATA BUS SIGNAL LINES											
	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0				
0000	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	W	X	X	X	X	X	X	X	X				
0001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	W	D	D	D	D	D	D	D	D				
0002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	R/W	D	D	D	D								
0003-0BFF	0	0	0	0	A	A	A	A	A	A	A	A	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
0C00-7FFF	0	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
8000-8DFF	1	0	0	0	A	A	A	A	A	A	A	A	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
8E00-8EFF	1	0	0	0	1	1	1	0	A	A	A	A	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
8F00-8FFF	1	0	0	0	1	1	1	1	A	A	A	A	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
																	R/W	D	D	D	D	D	D	D	D				
																	R/W	D	D	D	D	D	D	D	D	D			
																	R/W	D											
																	R/W	D	D	D	D	D	D	D	D	D			
9000-90FF 9400-9403 4600	1	0	0	1	0	0	X	X	A	A	A	A	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
																	R												
																	R												
																	R												
																	R												
																	R												
																	R												
																	R												
																	R												
																	R												
																	R	D											
9800-980F 9A00-9A0F 9A08	1	0	0	1	1	0	0	X	X	X	X	X	A	A	A	A	R/W	D	D	D	D	D	D	D	D				
																	R/W	D	D	D	D	D	D	D	D	D			
9C00	1	0	0	1	1	1	0	0	0	X	X	X	X	X	X	X	W												
9C80	1	0	0	1	1	1	0	0	1	X	X	X	X	X	X	X	W	D	D	D	D	D	D	D	D				
9D00	1	0	0	1	1	1	0	1	0	X	X	X	X	X	X	X	W	D	D	D	D	D	D	D	D				
9D80	1	0	0	1	1	1	0	1	1	X	X	X	X	X	X	X	W												
9E00	1	0	0	1	1	1	1	0	0	X	X	X	X	X	X	X	W												
	1	0	0	1	1	1	1	0	1	X	X	X	X		A	A	A	W							D				
9E80															0	0	0	W							D				
9E81															0	0	1	W							D				
9E82															0	1	0	W							D				
9E83															0	1	1	W							D				
9E84															1	0	0	W							D				
9E85															1	0	1	W							D				
9E86															1	1	0	W							D				
9E87															1	1	1	W							D				
	1	0	0	1	1	1	1	1	0	X	X	X	X		A	A	A	W				D							
9F00															0	0	0	W				D							
9F01															0	0	1	W				D							
9F02															0	1	0	W				D							
9F03															0	1	1	W				D							
9F04															1	0	0	W				D							
9F05															1	0	1	W				D							
9F06															1	1	0	W				D							
9F07															1	1	1	W				D							
9F80-9FBF	1	0	0	1	1	1	1	1	1	X	A	A	A	A	A	A	W	D	D	D	D	D	D	D	D				
A000-FFFF	1	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	R	D	D	D	D	D	D	D	D				



### Vertical Sync Chain

The schematic diagram illustrates a Vertical Sync Chain circuit. It begins with a 7K decoder receiving multiple voltage inputs (128V, 64V, 32V, 16V, 8V, 4V, 2V). The decoder's outputs (A1-A7) are connected to an LS175 flip-flop. The LS175's Q outputs are connected to an LS86 octal buffer, which drives a 7407 inverter to produce COMP SYNC (pin 17) and V SYNC (pin U). The LS175's Q outputs also drive two LS138 3-to-8 decoders (P, R138 and R136). The outputs of these decoders are connected to two LS74 flip-flops (P, R140 and R144). The LS74 flip-flops are connected to an LS74 flip-flop (P, R140) and an LS74 flip-flop (R144). The outputs of the LS74 flip-flops are connected to an LS74 flip-flop (P, R140) and an LS74 flip-flop (R144). The outputs of the LS74 flip-flops are connected to an LS74 flip-flop (P, R140) and an LS74 flip-flop (R144).

The diagram shows a 74181 ALU with inputs C, D, and 15 connected to a 74138 decoder. The decoder has inputs 1, 2, and 3, and outputs 0 through 7. The output 0 is connected to the ALU input 15. The output 1 is connected to the ALU input 15. The output 2 is connected to the ALU input 15. The output 3 is connected to the ALU input 15. The output 4 is connected to the ALU input 15. The output 5 is connected to the ALU input 15. The output 6 is connected to the ALU input 15. The output 7 is connected to the ALU input 15.

CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is confidentially issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.









© ATARI INC. 1983

**SP-241 Sheet 3B**  
**1st printing**




## Connector Symbols

1.  DENOTES J20 CONNECTOR.
2.  DENOTES J19 CONNECTOR.
3.  DENOTES TEST CONNECTOR.






## Power-On Reset



## Watchdog



### NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram




A Warner Communications Company

© ATARI INC. 1983

SP-241 Sheet 4A  
1st printing




# Microprocessor





# Program Memory



## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram











A Warner Communications Company

© ATARI INC. 1983

SP-241 Sheet 4B  
1st printing




## Address Decoders





## Auto Increment



**NOTICE TO ALL PERSONS RECEIVING  
THIS DRAWING**

CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram




 A Warner Communications Company

© ATARI INC. 1983


**SP-241 Sheet 5A**  
**1st printing**



### Bit-Mode Decoder




### Bit-Mode Read/Write





## Dynamic RAM Write Protection



### NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram



A Warner Communications Company

© ATARI INC. 1983


SP-241 Sheet 5B  
1st printing







# Dynamic RAM



## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram




A Warner Communications Company

© ATARI INC. 1983

SP-241 Sheet 6A  
1st printing




# Address Selectors





# Working RAM and Motion-Object RAM



## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram




A Warner Communications Company

© ATARI INC. 1983


SP-241 Sheet 6B  
1st printing



## Position Control




## Non-Volatile RAM





# Motion-Object Picture ROM



## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram



A Warner Communications Company

© ATARI INC. 1983


SP-241 Sheet 7A  
1st printing







# Motion-Object Buffer



## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram





A Warner Communications Company

© ATARI INC. 1983

SP-241 Sheet 7B  
1st printing




# Motion-Object Horizontal Control





## Color Output



### NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



A Warner Communications Company


## Crystal Castles PCB Schematic Diagram

© ATARI INC. 1983

SP-241 Sheet 8A  
1st printing




# Color Memory







# Output



# Coin Counter and LED Output



## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles PCB Schematic Diagram




A Warner Communications Company

© ATARI INC. 1983


SP-241 Sheet 8B  
1st printing



## Trak-Ball Input







# NOTES:

1. \* DENOTES NOT LOADED CAPACITOR.

## NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

## Crystal Castles EMI Shield PCB




A Warner Communications Company


© ATARI INC. 1983

SP-241 Sheet 9A  
1st printing









NOTE:



1. ALTERNATE COLOR IN PARENTHESES ( ).

**NOTICE TO ALL PERSONS RECEIVING THIS DRAWING**

CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.

**Atari Color Raster Display  
Wiring Diagram**



A Warner Communications Company

© ATARI INC. 1983

**SP-241 Sheet 9B  
1st printing**



# DEFLECTION PCB

P2  
 5 HORIZ. YOKE +  
 (KEY)  
 4  
 3 HORIZ. YOKE -  
 2 VERT. YOKE -  
 1 VERT. YOKE +

G2  
 +170V  
 CRT FIL  
 GND  
 +15V

P1  
 1 H.V. DISABLE  
 2 G2 RET  
 3 BLANK  
 4 GND  
 5 V SYNC  
 6 H SYNC

FOCUS ASSY.  
 P7  
 SPARK GAP GND

H.V. TRANSFORMER


P6  
 1  
 2 DEGAUSSING COIL

J5  
 BK  
 W  
 AC INPUT


P3  
 7 W/BK (BU/GN)  
 6  
 5 R  
 4 BN  
 3 BK  
 2 BU  
 1

P8  
 1 G2  
 2 +170V  
 3 G2 RET.  
 4 CRT FIL  
 5 GND  
 6 +15V  
 7 H.V. DISABLE  
 8 BLANK  
 9 V SYNC  
 10 H SYNC  
 11 RED  
 12 GREEN  
 13 BLUE

G3  
 H.V. DISABLE  
 J205  
 G RED  
 S GREEN







NOTES:  
 UNLESS OTHERWISE SPECIFIED.  
 1. ALL RESISTORS ARE 5% 1/4 WATT, AND IN OHMS.  
 2. ALL CAPS ARE IN MICROFARADS.  
 3.  $\perp$  INDICATES COM. CON.  $\nabla$  INDICATES EARTH GND.

## PRODUCT SAFETY NOTICE

The shaded areas of this schematic indicate components whose values are of special significance to product safety. Should any component in the shaded areas need to be replaced, use only the value given in the parts lists. Do not deviate from the resistance, wattage, and voltage values shown.

### NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



## Atari Color Raster Display Deflection PCB


A Warner Communications Company

© ATARI INC. 1983

SP-241 Sheet 10A  
 1st printing



VERTICAL SIZE




PROC

The  
indi  
are  
safe  
sha  
use  
lists  
tand  
sh




**Sp-241 Sheet 10B**  
**1st printing**











**SP-241 Sheet 11A**  
**1st printing**




# Waveform



- NOTE**
- RESISTOR**  
 All resistors are carbon 1/4W resistor, unless otherwise noted the following marks:  
 Unit of resistance is OHM (Ω) 1K = 1,000 M = 1,000,000  
 △ Solid      × Metal Oxide  
 □ Wire Wound      \* Thermistor  
 F Non-Flammable      / Fuse  
 □ Cement
  - CAPACITOR**  
 All capacitors are ceramic 50V capacitor, unless otherwise noted the following marks:  
 Unit of capacitance is pF, unless otherwise noted  
 △ Electrolytic      × Safety Vent      / Polystyrene  
 □ Bore      \* Titanium Oxide      / Polypropylene  
 Z Z type      / Temp. Compensation  
 T Tantalum      / Polyester
  - COIL**  
 Unit of inductance is μH
  - TEST POINT**  
 T Test point position







# Crystal Castles™ Troubleshooting Guide



A Warner Communications Company



# Crystal Castles™

## Troubleshooting with the CAT Box

### Troubleshooting with the Read/Write Controller

#### A. CAT Box Preliminary Set-Up

1. Remove the electrical power from the game and the CAT Box.
2. Remove the wiring harness from the game PCB.
3. Remove the game PCB from the game cabinet.
4. Remove Microprocessor 2C from the game PCB.
5. Connect the harness from the game to the game PCB.
6. Connect together the  $\Phi 0$  and  $\Phi 2$  test points on the game PCB with the shortest possible jumper.
7. Connect the  $\overline{WDDIS}$  test point to ground.
8. Connect the CAT Box flex cable to the game PCB edge test connector.
9. Apply power to the game and to the CAT Box.
10. Set CAT Box switches as indicated:
  - a. TESTER SELF-TEST: OFF
  - b. TESTER MODE: R/ $\overline{W}$
11. Press TESTER RESET.
12. Connect the DATA PROBE to the CAT Box. Connect the DATA PROBE ground clip to a game PCB ground test point.

#### B. Checking the Address Lines

1. Perform the CAT Box preliminary set-up.
2. Set CAT Box switches as indicated:
  - a. BYTES: 1
  - b. PULSE MODE: UNLATCHED
  - c. R/ $\overline{W}$  MODE: (OFF)
  - d. R/ $\overline{W}$ : READ
3. Key in the address pattern given in Table 1 (use AAAA to start) with the CAT Box keyboard.
4. Set R/ $\overline{W}$  MODE to STATIC.
5. Probe each IC-pin listed in Table 1 with the DATA PROBE and check that the CAT Box 1 or 0 LED for the corresponding address line lights up.
6. Repeat parts 2-c through 5 using address 5555 in part 3.





Table 1 Address Lines

Logic State for Address AAAA		IC-Pin	Logic State for Address 5555
BA15	1	1B3	0
BA14	0	1B5	1
BA13	1	1B7	0
BA12	0	1B9	1
BA11	1	1B12	0
BA10	0	1B14	1
BA9	1	1B16	0
BA8	0	1B18	1
BA7	1	1C9	0
BA6	0	1C7	1
BA5	1	1C5	0
BA4	0	1C3	1
BA3	1	1C12	0
BA2	0	1C14	1
BA1	1	1C16	0
BA0	0	1C18	1

#### C. Checking the Data Lines

1. Perform the CAT Box preliminary set-up.
2. Set CAT Box switches as indicated:
  - a. BYTES:1
  - b. R/ $\overline{W}$  MODE: (OFF)
  - c. R/ $\overline{W}$ : WRITE
3. Key in address 0000 with the keyboard.
4. Press DATA SET. Key in data AA with the keyboard.
5. Set R/ $\overline{W}$  MODE to STATIC.
6. Probe each IC-pin listed in Table 2 with the DATA PROBE and check that the CAT Box 1 or 0 LED for the corresponding address line lights up.
7. Set R/ $\overline{W}$  MODE to (OFF).
8. Repeat parts 4 through 6 using data 55 in part 4.



**Table 2 Data Lines**

Logic State for Data AA	IC-Pin	Logic State for Data 55
D7 1	2E-11	0
D6 0	2E-12	1
D5 1	2E-13	0
D4 0	2E-14	1
D3 1	2E-15	0
D2 0	2E-16	1
D1 1	2E-17	0
D0 0	2E-18	1
BD7 1	2E-9	0
BD6 0	2E-8	1
BD5 1	2E-7	0
BD4 0	2E-6	1
BD3 1	2E-5	0
BD2 0	2E-4	1
BD1 1	2E-3	0
BD0 0	2E-2	1

**D. Checking the RAM**

1. Perform the CAT Box preliminary set-up.
2. Set CAT Box switches as indicated:
  - a. DBUS SOURCE: ADDR
  - b. BYTES:1024
  - c. R/ $\overline{W}$  MODE: (OFF)
  - d. R/ $\overline{W}$ : WRITE
3. Enter address 0003 with the keyboard.
4. Set the CAT Box switches as indicated:
  - a. R/ $\overline{W}$  MODE to PULSE and back to (OFF)
  - b. R/ $\overline{W}$  to READ
  - c. R/ $\overline{W}$  MODE to PULSE and back to (OFF)
5. If the CAT Box reads an address that doesn't compare with that written, the COMPARE ERROR LED will light up. The ADDRESS/SIGNATURE display of the CAT Box will show the failing address location and the ERROR DATA DISPLAY switch is enabled. Using this switch, determine if the error is in the high-order or low-order RAM.
6. Repeat this test with DBUS SOURCE set to ADDR.
7. Set the CAT Box switches as indicated:
  - a. BYTES: 256
  - b. DBUS SOURCE: ADDR
  - c. R/ $\overline{W}$ : (OFF)
  - d. R/ $\overline{W}$ : WRITE
8. Repeat parts 5 through 6 to check addresses from 1000 through 8FFF.

**NOTE**

The two custom audio I/O chips must be tested separately by performing the self-test, substituting a known good part, or performing the following procedure.

**E. Checking the Custom Audio I/O Chips**

1. Perform the CAT Box preliminary set-up.
2. Set CAT Box switches as indicated:
  - a. BYTES: 1
  - b. R/ $\overline{W}$ : WRITE
  - c. R/ $\overline{W}$  MODE: (OFF)
3. Enter the address from Table 3 with the keyboard.
4. Press DATA SET and enter the data from Table 3 with the keyboard.
5. Set R/ $\overline{W}$  to PULSE and back to (OFF).
6. Repeat parts 3 through 5 for each address and data listed in Table 3. Check for the response indicated.

**Table 3 Custom Audio I/O Chips**

Address	Data	Test Results
98	00	Custom Audio I/O Chip 4D channel 1 produces pure tone.
98	03	
98	55	
98	AF	
98	00	Custom Audio I/O Chip 4D channel 1 turns off.
98	55	Custom Audio I/O Chip 4D channel 2 produces pure tone.
98	AF	
98	00	Custom Audio I/O Chip 4D channel 2 turns off.
9A	00	Custom Audio I/O Chip 4B channel 1 produces pure tone.
9A	03	
9A	55	
9A	AF	
9A	00	Custom Audio I/O Chip 4B channel 1 turns off.
9A	55	Custom Audio I/O Chip 4B channel 2 produces pure tone.
9A	AF	
9A	00	Custom Audio I/O Chip 4B channel 2 turns off.



## F. Checking the Player Switch, Option Switch, and Trak-Ball™ Inputs

1. Perform the CAT Box preliminary set-up.
2. Set CAT Box switches as indicated:
  - a. BYTES: 1
  - b. R/ $\overline{W}$ : WRITE
  - c. R/ $\overline{W}$  MODE: (OFF)
3. Enter address 9600 with the keyboard.
4. Press DATA SET and enter data FF with the keyboard.
5. Set R/ $\overline{W}$ E to PULSE and back to (OFF).
6. For each entry listed in Table 4, do the following:
  - a. Set R/ $\overline{W}$  MODE to (OFF).
  - b. Set R/ $\overline{W}$  WRITE.
  - c. Enter the first address with the keyboard.
  - d. Press DATA SET and enter the data for that address with the keyboard.
  - e. Set R/ $\overline{W}$  MODE to PULSE and back to (OFF).
  - f. Set R/ $\overline{W}$  to READ.
  - g. Enter the next address.
  - h. Set R/ $\overline{W}$  MODE to STATIC.
  - i. Activate the input switch or signal indicated in Table 4 and check the test result.
  - j. Set R/ $\overline{W}$  MODE to (OFF).
  - k. Repeat parts g through j for each subsequent address given for the entry.

**Table 4 Player Switches, Option Switches, and Trak-Ball™ Inputs**

Address	Input Switches/Signals	Test Results
9400	Trak-Ball™ VERT	
9401	Trak-Ball™ HORIZ	
9402	Trak-Ball™ VERT (Player 2)	
9403	Trak-Ball™ HORIZ (Player 2)	
9600	D0 COIN R	
	D1 COIN L	
	D2 COIN AUX	
	D3 SLAM	
	D4 SELF TEST	
	D5 SPARE	
	D6 JMP1	
	D7 JMP2	
00-9A0B	SW2 D0	Read switches at address 9A08. DATA display changes when any of these switches or signals are activated.
	SW3 D1	
	SW4 D2	

## G. Checking the Coin Counter and Trak-Ball Light

1. Perform the CAT Box preliminary set-up.
2. Set CAT Box switches as indicated:
  - a. DBUS SOURCE: DATA
  - b. BYTES: 1
  - c. R/ $\overline{W}$ : WRITE
  - d. R/ $\overline{W}$  MODE: (OFF)
3. Enter the address in Table 5 with the keyboard.

### CAUTION

If you write ON data to activate a solenoid, *deactivate the solenoid immediately* by writing the OFF data. If you leave a solenoid activated for more than 10 seconds, you may have to replace the solenoid and/or its driver, due to overheating.

4. For each address listed in Table 5, do the following:
  - a. To activate the output:
    - Press DATA SET.
    - Enter the ON data with the keyboard.
    - Set R/ $\overline{W}$  MODE to STATIC and back to (OFF).
  - b. To deactivate the output:
    - Press DATA SET.
    - Enter the OFF data with the keyboard.
    - Set R/ $\overline{W}$  MODE to STATIC and back to (OFF).

**Table 5 LED and Coin Counter Outputs**

Address	On Data	Off Data	Output Device
9E86	FF	00	Left Coin Counter
9E85	FF	00	Right Coin Counter
9E80	FF	00	Trak-Ball™ Light





## Troubleshooting the Watchdog Circuit

The Watchdog circuit will send continuous reset pulses to the microprocessor if a problem exists within the microprocessor circuit. If the self-test fails to run, it is a good practice to check the RESET line.

$\overline{\text{RESET}}$  is a microprocessor input (pin 40). In a properly operating game, reset should occur during power-up or when the  $\overline{\text{RESET}}$  test point is grounded. A pulsing  $\overline{\text{RESET}}$  line indicates that something is causing the microprocessor to lose its place within the program. Typical causes are:

1. Open or shorted address or data bus lines.

2. Bad microprocessor chip.
3. Bad bus buffers.
4. Bad ROM.
5. Bad RAM.
6. Any bad input or output that causes an address or data line to be held in a constant high or low state.

A pulsing  $\overline{\text{RESET}}$  signal indicates a problem exists somewhere within the microprocessor circuitry. To aid in troubleshooting, the  $\overline{\text{WDDIS}}$  test point can be connected to a ground test point to prevent resets. This will sometimes allow the Self-Test to be used to diagnose the failure during a RESET condition.

